



TRANSLATION

I, Kozue SAKANAKURA, residing at Tokyo, Japan, state:
that I know well both the Japanese and English languages;
that I translated, from Japanese into English, the
specification, claims, abstract and drawings as filed
in U.S. Patent Application No.10/773,524 , filed
February 6, 2004 ; and

that the attached English translation is a true and
accurate translation to the best of my knowledge and
belief.

Dated: March 23, 2004

Kozue Sakanakura
Kozue SAKANAKURA

APPLICATION FOR
UNITED STATES LETTERS PATENT
SPECIFICATION

INVENTOR(s): Takashi YONEYAMA and Eriko TSUJI

Title of the Invention: Defect Inspection Apparatus and Defect
Inspection Method

DEFECT INSPECTION APPARATUS AND DEFECT INSPECTION METHOD

Background of the Invention

5 Field of the Invention

The present invention relates to a defect inspection apparatus of a chip comparison inspection method, which automatically detects a defect of a semiconductor wafer, and a defect inspection method.

10

Description of the Related Art

In recent years, wiring rules have been becoming minute with the innovation of semiconductor technology, and the demand for detecting a defective chip with high accuracy at high speed has been growing in a semiconductor wafer inspection apparatus.

15

Accompanying this, the automation of a semiconductor wafer inspection apparatus using a microscope has been advancing, and an AF for automatically achieving focus on an observation object has become an essential function. The performance of the AF function included in such an apparatus plays a very important role in improvements in, so-called, an inspection throughput (inspection efficiency per unit

20

25

For example, an semiconductor wafer automatic defect inspection apparatus of a chip comparison inspection method makes a matching (pattern matching) between a pattern of a normal chip verified beforehand and that of a chip to be inspected by taking advantage of the fact that a number of identical pattern chips are aligned and formed on a semiconductor wafer. If the apparatus determines that the patterns mismatch, it judges that an abnormal condition occurs in the chip to be inspected, and analyzes the contents of the abnormal condition.

With this automatic defect inspection apparatus, the AF is executed respectively when the pattern image of the normal chip is recognized, and when the pattern image of the chip to be inspected is captured. Therefore, the apparatus requires an AF operation time by the amount of time of the AF. Additionally, if focusing accuracy is poor, and if the image of the normal chip or the chip to be inspected becomes, so-called, defocused, the apparatus can erroneously judge the normal chip as an abnormal chip when making the pattern matching.

In the meantime, as a technology for improving AF performance such as a focusing speed and focusing accuracy, for example, Japanese Patent Publication No. H06-165019 discloses an automatic focusing apparatus

switching a calculation method of a defocusing amount used to determine the focusing of AF control according to the luminance of a sample. Furthermore, Japanese Patent Application Laid-open No.H11-84228 discloses an
5 automatic focus adjustment apparatus switching an algorithm of AF control according to brightness, which is an observation condition.

Summary of the Invention

10 A defect inspection apparatus according to one preferred embodiment of the present invention comprises: a pattern image obtaining unit obtaining the pattern image of a predetermined part by causing an observation part of an observation object to be changed
15 to the predetermined part within the observation object, and by causing focusing control to be performed in order to achieve focus on the predetermined part according to set focusing control parameters; a pattern image storing unit storing the pattern image obtained by the
20 pattern image obtaining unit; and a detecting unit detecting the presence/absence of an abnormal condition of the part to be inspected and the contents of the abnormal condition (defect) by making a comparison between the pattern image, which is stored in the pattern
25 image storing unit and obtained by the pattern image

obtaining unit, of a reference part determined to be normal beforehand within the observation object, and the pattern image, which is obtained by the pattern image obtaining unit, of a part to be inspected, which becomes
5 a target of inspecting the presence/absence of a defect within the observation object. The focusing control parameters, which are used for the focusing control performed when the pattern image obtaining unit obtains the pattern image of the part to be inspected, are
10 determined based on sample information obtained by the focusing control performed when the pattern image obtaining unit obtains the pattern image of the reference part.

15 **Brief Description of the Drawings**

Fig. 1 exemplifies the configuration of a microscope system according to a first preferred embodiment of the present invention;

Fig. 2 shows the details of the configurations of
20 a first AF unit and a second AF unit;

Fig. 3A shows the defocus characteristic of a two-partitioning detector;

Fig. 3B shows the defocus characteristic of the two-partitioning detector;

25 Fig. 3C shows the defocus characteristic of the

two-partitioning detector;

Fig. 4 is a flowchart exemplifying the defect inspection process of a semiconductor wafer chip, according to the first preferred embodiment;

5 Fig. 5 is a flowchart exemplifying an AF control process executed in S403 or S409;

Fig. 6 exemplifies AF parameters used for AF control performed for a chip to be inspected;

10 Fig. 7A exemplifies the characteristic of the Z position of a stage, and the sum signal of the two-partitioning detector for a sample having a different reflectance;

15 Fig. 7B exemplifies the characteristic of the Z position of the stage, and the sum signal of the two-partitioning detector for a sample having a different reflectance;

Fig. 8 is a flowchart exemplifying the defect inspection process of a semiconductor wafer chip, according to a second preferred embodiment; and

20 Fig. 9 is a flowchart exemplifying the defect inspection process of a semiconductor wafer chip, according to a third preferred embodiment.

Description of the Preferred Embodiments

25 Hereinafter, preferred embodiments according to

the present invention are explained with reference to the drawings.

Fig. 1 exemplifies the configuration of a microscope system according to a first preferred embodiment of the present invention. The microscope system shown in this figure is one example of the configuration of an semiconductor wafer automatic defect inspection apparatus of a chip comparison inspection method.

10 As shown in this figure, this system comprises a microscope 1, a microscope controller 2, a host system 3, etc.

The microscope 1 comprises a light source 6 for incident-light illuminating a sample 5, which is an observation object placed on a stage movable in the upward and downward, and right and left directions (XYZ directions). Illumination light from the light source 6 is incident to the sample 5 via an aperture stop (AS) 7, a field stop (FS) 8, a cube 9 changing an observation method, and an objective lens 11 attached to a revolver 10. A pencil of light from the sample 5 passes through the objective lens 11 and a first AF unit (AF sensor head) 12, and its portion is guided to an eyepiece lens 14 by a tube 13. The other pencils of light are incident to a TV camera 15 and a second AF unit (AF sensor head)

15
20
25

16.

The host system 3 controls the operations of the whole of the system. For example, the host system 3 controls the microscope 1, etc. via the microscope
5 controller 2.

The microscope controller 2 performs actual driving control for each electric control part via a respectively corresponding controlling unit under the control of the host system 3.

10 For example, illumination light intensity control of the light source 6 is performed according to a light source control instruction from the microscope controller 2, and a light source controlling unit 17 supplies power according to the control instruction to
15 the light source 6. Additionally, the control of the aperture stop 7 and that of the field stop 8 are performed according to control instructions from the microscope controller 2 in a similar manner. An aperture stop (AS) controlling unit 18 drives the aperture stop 7 according
20 to the control instruction, and a field stop (FS) controlling unit 19 drives the field stop 8 according to the control instruction. Furthermore, the driving control of the revolver 10 is performed according to a control instruction from the microscope controller
25 2 in a similar manner, and a revolver driving controlling

unit 20 drives the revolver 10 according to the control instruction. As a result, the revolver 10 is rotated, and the magnification, etc. of the objective lens 11 on an optical path are changed. The move control of the stage 4 is performed according to control instructions from the microscope controller 2 in a similar manner. A stage X-Y driving controlling unit 21 drives a motor 22 according to the control instruction to move the stage 4 in the XY direction, whereas a stage Z driving controlling unit 23 drives a motor 24 according to the control instruction to move the stage 4 in the Z direction.

Furthermore, an AF control function is embedded in the stage Z driving controlling unit 23, which moves the stage 4 upward and downward based on the defocus amount for the sample 5, which is detected by the first and the second AF units 12 and 16 and will be described later, to guide the sample 5 to a focusing position.

In the meantime, the image of the sample 5, which is captured by the TV camera 15, is obtained by the host system 3 with a video board 25, and the host system 3 can store the obtained image in an image memory not shown. Additionally, the host system 3 can make the ON/OFF setting of automatic gain control and a gain setting, and the ON/OFF setting of automatic exposure control

and an exposure time setting for exposure in the TV camera 15 via the TV controller 26.

Fig. 2 shows the details of the configurations of the above described first AF unit 12 and second AF unit
5 16.

In this figure, the first AF unit 12 adopts an active AF method of a pupil partitioning type, which is one of active AF methods illuminating infrared laser light, etc. on a sample and performing AF control by
10 using the light reflected from the sample. In the meantime, the second AF unit 16 adopts a passive AF method of a mountain climbing type, which is one of passive AF methods performing AF control by using the light image of a sample formed on an image capturing
15 element such as a CCD, etc. Namely, this system adopts a hybrid AF method including the active and the passive AF methods.

Normally, for the characteristics of the AF performance implemented by both of the methods, the
20 active AF method has an advantage in a focusing speed over the passive AF method, which depends on a focal depth, whereas the passive AF method, which actually achieves focus on the light image of a sample, has an advantage in focusing accuracy over the active AF method,
25 which detects a distance to a sample.

However, with the passive AF method, the presence/absence of a contrast cannot be detected if a semiconductor wafer, which becomes a sample, is a mirror surface, etc. Therefore, in this system
5 inspecting a defect of a semiconductor wafer, precedence is given to the active AF method in consideration of the throughput and an adaptive sample.

In the first AF unit 12 shown in Fig. 2, a laser light source 32 emits p-polarized laser light when a
10 laser driving signal from a laser driving/lens driving unit 21 is input. The p-polarized laser light is converted into parallel pencils of light by a collimate lens 33, and passes through a visible cut filter 34 so that visible light included in the laser light is not
15 irradiated on the sample 5. The pencils of light that pass through the visible cut filter 34 are incident to a polarized light beam splitter 36 via a shield 35 for shielding a half of the parallel pencils of light. The polarized beam splitter 36 has a characteristic such
20 that a p-polarized light component is reflected, and an s-polarized light component passes through in order to reflect the pencils of light, which are not shielded by the shield 35, by 90°. The laser light reflected by the polarized light beam splitter 36 passes through a
25 1/4 wavelength plate 39 via an image forming system lens

group 37 and 38, is put into elliptically polarized light, and incident to the sample 5 via the objective lens 11 with a dichroic mirror 40 that is installed on the optical axis of the objective lens 11 and reflects only the wavelength of the laser light. In this figure, a path on which such laser light from the laser light source 32 is incident to the sample 5 is represented by being hatched to the right.

The laser light reflected from the sample 5 returns on the incident optical path, is put into an s-polarized light component, which passes through the polarized light beam splitter 36, by the $1/4$ wavelength plate 39, image-formed by an image forming lens 41, and incident to a two-partitioning detector 42 of an integral photoreceptor, as shown by being hatched to the left in this figure. Outputs according to the incident position (outputs on sides A and B) are input to an AF defocus signal generator 30 (also referred to simply as a signal generator 30 hereinafter). Then, the signal generator 30 generates a corresponding defocus signal based on the output of the two-partitioning detector 42, and outputs the generated signal to a stage Z driving controlling unit 23.

The image forming system lenses 37, 38, and 41 are configured to be movable according to a lens driving

signal from the laser driving/lens driving unit 31. By moving any of the lenses, the wavelength of the irradiated laser light and a wavelength to be observed can be, so-called, parfocused (for example, a focus position according to the wavelength of irradiated laser light is matched with a focus position according to the wavelength to be observed, or the like), or an offset can be provided to the focus position.

Figs. 3A, 3B, and 3C show the defocus characteristic of the two-partitioning detector 42 of the first AF unit 12 thus configured.

As shown in Fig. 3A, if the sample 5 is, so-called, in a post-pin position in which the sample 5 is under the focus position, the light reflected from the sample 5 is incident to the side B of the two-partitioning detector 42, which is a photoreceptor.

Additionally, as shown in Fig. 3B, if the sample 5 is in the focus position, the light, which has the same amount and is reflected from the sample 5, is incident to the sides A and B of the two-partitioning detector 42.

Furthermore, as shown in Fig. 3C, if the sample 5 is, so-called, in an ante-pin position in which the sample is above the focus position, contrary to the position shown in figure 3A, the light reflected from

the sample 5 is incident to the side A of the two-partitioning detector 42.

With such a defocus characteristic, the active AF in the first AF unit 12 shown in Fig. 2 is executed as follows.

The active AF defocus signal generator 30 generates a defocus signal which represents the amount of defocus of the sample 5 based on the outputs of the sides A and B of the two-partitioning detector 42, and outputs the defocus signal to the stage Z driving controlling unit 23. The stage Z driving controlling unit 23 drives the motor 24 based on the defocus signal to move the stage 4 in the Z direction so that the defocus amount becomes 0, namely, the outputs of the sides A and B become equal. As a result, the sample 5 is guided to the focusing position. Additionally, the signal generator 30 outputs the sum signal of the outputs of the sides A and B of the two-partitioning detector 42 to the stage Z driving controlling unit 23 as occasion demands. Then, the stage Z driving controlling unit 23 can determine whether or not the sample 5 is close to the focusing position.

In the meantime, in the second AF unit 16 shown in Fig. 2, the light image of the sample is returned by a half mirror 51, and formed on a CCD sensor 53 by

an image forming lens 52. The output of the CCD sensor 53 is input to a passive AF defocus signal generator 50 (also referred to simply as a signal generator 50 hereinafter). Then, the signal generator 50 generates
5 a corresponding defocus signal based on the output of the CCD sensor 53, and outputs the generated signal to the stage Z driving controlling unit 23.

The passive AF in the second AF unit 16 having such a configuration is executed as follows.

10 The passive AF defocus signal generator 50 performs a known contrast operation such as the integral value of a difference between adjacent pixels based on an image signal (the output of the CCD sensor 53) captured by the CCD sensor 53, and outputs the result
15 of the contrast operation to the stage Z driving controlling unit 23 as a defocus signal. The stage Z driving controlling unit 23 drives the motor 24 based on the defocus signal (the result of the contrast operation) to move the stage 4 in the Z direction so
20 that the contrast of the image projected on the CCD sensor 53 becomes a maximum. As a result, the sample 5 is guided to the focusing position.

Additionally, the defocus signal generated by the signal generator 30 with the active AF, and the defocus
25 signal (the result of the contrast operation) generated

by the signal generator 50 with the passive AF are, as described above, input to the stage Z driving controlling unit 23, which can use each AF method depending on a use purpose, or can detect the defocus state implemented with the passive AF while executing the active AF.

Additionally, the stage Z driving controlling unit 23 includes a memory (not shown) for storing data, and can store various types of data (AF parameters, etc.) about the AF control, which are output from the host system 3.

A defect inspection process of a semiconductor wafer chip is explained next as one of control processes executed by the host system 3 of the microscope system configured as described above.

Fig. 4 is a flowchart exemplifying the defect inspection process.

In this figure, a semiconductor wafer, which becomes a sample, is placed on the stage 4. Once the defect inspection process is started, the stage 4 is first moved to a preset reference chip position in step S401. The reference chip is a chip that is verified to be normal beforehand.

In S402, default values are set as AF parameters used for the AF control for the reference chip. Note

that the default values are values considered to allow the AF control to be performed for every sample. Examples of the AF parameters include a stage speed when the AF control is performed, a stage Z range (search range),
5 a passive AF contrast threshold value (a first predetermined value), etc., which will be described later.

In step S403, the AF control for the reference chip is started according to the AF parameters set in the
10 preceding step, and focus is achieved. The AF control performed in this step will be described later with reference to Fig. 5.

In step S404, AF parameters (AF parameters for feedback) used for the AF control for a chip to be
15 inspected, which is performed next, are obtained based on sample information obtained by the AF control performed in the preceding step. The sample information is information, for example, about the focusing position of the reference chip, the amount of light according
20 to the light reflected from the reference chip, and the like. Additionally, the AF parameters to be obtained are parameters optimum for obtaining a fast focusing speed, and high focusing accuracy in the AF control performed for the chip to be inspected. Examples of these
25 AF parameters include a stage speed and a stage Z range

(search range), etc. optimum for obtaining a high focusing speed, a passive AF contrast threshold value (a first predetermined value) optimum for obtaining high focusing accuracy, and the like. Such AF parameters
5 obtained in this step will be described later with reference to Fig. 6.

In S405, the image of the reference chip, the focus of which is achieved in S403, is obtained via the video board 25.

10 In S406, the image of the reference chip, which is obtained in the preceding step, is stored in the memory of the host system 3.

When the image of the reference chip is thus obtained, the obtainment of the image of the chip to
15 be inspected is started.

Firstly, in S407, the stage 4 is moved to the position of the chip to be inspected.

In S408, the AF parameters obtained in the above described S404 (the AF parameters for feedback) are set
20 as the AF parameters used for the AF control for the chip to be inspected.

In S409, the AF control for the chip to be inspected is started according to the AF parameters set in the preceding step, and focus is achieved. The AF
25 control performed in this step will be described later

with reference to Fig. 5.

In S410, the image of the chip to be inspected, the focus of which is achieved in the preceding step, is obtained via the video board 25.

5 In S411, a matching between the pattern of the image of the reference chip, which is stored in the above described S406, and that of the image of the chip to be inspected, which is obtained in the preceding step, is made. If the patterns mismatch, the chip to be
10 inspected is determined to be an abnormal chip. If the patterns match, the chip to be inspected is determined to be a normal chip. Namely, the presence/absence of a defect, and the contents of the defect are diagnosed in this step. The contents of the defect are, for example,
15 a disconnection of a wiring pattern, the adhesion of dust, etc.

In S412, it is determined whether or not a chip to be inspected, which is yet to be inspected, is left. If the result of the determination is "Yes", the flow
20 goes back to S401. If the result of the determination is "No", this flow is terminated. With such a determination, the above described process is repeatedly executed until a chip to be inspected, which is yet to be inspected, is not left.

25 The flow shown in Fig. 4 is executed, so that the

AF parameters optimum for improving the focusing speed and the focusing accuracy in the AF control for a chip to be inspected are set based on sample information obtained by the AF control for the reference chip.

5 Accordingly, high-speed and highly accurate AF control can be performed for a chip to be inspected, and high defect detection accuracy and a high throughput can be implemented in the defect inspection of a semiconductor wafer.

10 In this flow, the image of the reference chip and that of the chip to be inspected are obtained alternately. However, images of a plurality of chips to be inspected may be obtained for the image of a single reference chip, and a pattern matching with the image of each of the
15 chips to be inspected may be made by using the image of the single reference chip.

Fig. 5 is a flowchart exemplifying the AF control process executed in the above described S403 or S409.

In this figure, once the AF control is started,
20 the stage 4 is first moved to the lower limit position, which is set as one of the AF parameters, of the stage Z range (search range) for which the AF control is performed in S501.

In S502, the move of the stage 4 is started in the
25 direction of the upper limit position of the above

described stage Z range at a stage speed SP1 set as one of the AF parameters.

In S503, it is determined whether or not the stage 4 reaches the upper limit position of the above described stage Z range. If the result of the determination is "Yes", the flow goes to S510. If the result of the determination is "No", the flow goes to S504.

In S504, it is determined whether or not a contrast value according to the defocus signal (a result of a contrast operation) output from the passive AF defocus signal generator 50 is equal to or larger than the first value predetermined as one of the AF parameters. If the result of the determination is "Yes", the flow goes to S505. If the result of the determination is "No", the flow goes to S506.

In step S505, the position (stage address) of the stage 4 at this time is stored as Z1.

In S506, it is determined whether or not the sum signal of the outputs of the sides A and B of the two-partitioning detector 42, which is output from the active AF defocus signal generator 30, is equal to or larger than the second value predetermined as one of the AF parameters. If the result of the determination is "Yes", the stage 4 is determined to be close to the focusing position, and the flow goes to S507. If the

result of the determination is "No", the stage 4 is determined to be far from the focusing position, and the flow goes back to S503.

As described above, with this system, the
5 determination of whether or not the stage 4 is close to the focusing position is made with the result of the detection made by the first AF unit 12 by giving precedence to the active AF method. This is because if a semiconductor wafer, which becomes a sample, is a
10 mirror surface, etc., the presence/absence of a contrast cannot be detected with the passive AF method, and a proper determination cannot possibly be made.

In S507, focusing is achieved by the first AF unit 12 with the active AF method. Namely, the position of
15 the stage 4 is controlled so that the outputs of the sides A and B of the two-partitioning detector 42 become equal, and the focusing is achieved by the first AF unit 12 with the active AF method.

In S508, the defocus signal (the result of the
20 contrast operation) output from the passive AF defocus signal generator 50 is obtained in the position of the stage 4 when the focusing is achieved in the preceding step, and it is determined whether or not the contrast value according to the defocus signal is equal to or
25 larger than the above described first predetermined

value. If the result of the determination is "Yes", the flow goes to S509. If the result of the determination is "No", the flow is terminated.

In S509, the stage 4 is moved so that the contrast value according to the defocus signal output from the passive AF defocus signal generator 50 becomes a maximum. Namely, the focusing is achieved by the second AF unit 16 with the passive AF method, and this flow is terminated.

10 In the meantime, the above described processes in S503 to S506 are repeated, and the sum signal of the outputs of the sides A and B of the two-partitioning detector 42 does not become equal to or larger than the second predetermined value in the whole of the stage Z range (search range), for which the AF control is performed, namely, if the result of the determination in the above described S503 is "Yes", it is determined in the succeeding S510 whether or not there is a position of the stage 4, in which the contrast value according to the defocus signal output from the passive AF defocus signal generator 50 is equal to or larger than the first predetermined value in the processes in S503 to S506 executed in the whole of the stage Z range, namely, whether or not there is the position of the stage 4, 20 which is stored as Z1 in the above described S505. If 25

the result of the determination is "Yes", the flow goes to S511. If the result of the determination is "No", the flow goes to S512.

5 In S511, the stage 4 is moved to the position stored as Z1, and the flow goes to the above described S509, in which the focusing is achieved with the passive AF method.

10 In S512, the move of the stage 4 is started in the direction of the lower limit position of the above described stage Z range at a stage speed SP2 set as one of the AF parameters. However, this stage speed SP2 is set as a speed lower than the stage speed SP1 in order to increase the possibility of achieving the focus.

15 In S513, it is determined whether or not the stage 4 reaches the lower limit position. If the result of the determination is "Yes", this flow is terminated. If the result of the determination is "No", the flow goes to S514.

20 In S514, it is determined whether or not the contrast value according to the defocus signal (the result of the contrast operation) output from the passive AF defocus signal generator 50 is equal to or larger than the above described first predetermined value. If the result of the determination is "Yes", the
25 flow goes to S509, in which the focusing is achieved

with the passive AF method. If the result of the determination is "No", the flow goes back to S513. In this way, this determination is repeated until the contrast value is determined to be equal to or larger
5 than the first predetermined value up to when the stage 4 reaches the lower limit position of the stage Z range.

As described above, the flow shown in Fig. 5 is executed, whereby the AF control is performed according to the default values set in the above described S402,
10 or the AF parameters for feedback, which are set in S408, as the AF parameters. Additionally, when the AF control is performed according to the AF parameters for feedback, high-speed and highly accurate AF control can be implemented. This is because the parameters are optimum
15 values for obtaining a fast focusing speed and high focusing accuracy.

The control for detecting whether or not the sum signal of the outputs of the sides A and B of the two-partitioning detector 42 is equal to or larger than
20 the second predetermined value while moving the stage 4 is called sample capturing control using the active AF method, whereas the control for detecting whether or not the contrast value according to the defocus signal output from the passive AF defocus signal generator 50
25 is equal to or larger than the first predetermined while

moving the stage 4 is called sample capturing control using the passive AF method.

The AF parameters, which are obtained based on the sample information acquired with the AF control performed for the above described reference chip and used for the AF control performed for the chip to be inspected, are described next.

Fig. 6 exemplifies the AF parameters.

In this figure, an active AF stage speed indicates the fastest stage speed at which a sample search can be made when the sample search is made with the active AF method, namely, the fastest stage speed at which sample capturing can be made when the sample capturing control using the active AF method is performed, and is an AF parameter that contributes to an improvement in the focusing speed. This is obtained based on the amount of light (sample information) reflected from the sample, which is obtained when the AF control is performed for the reference chip. In the explanation of Fig. 5, this active AF stage speed is defined as the stage speed SP1 when the AF control for the chip to be inspected is performed. This stage speed will be described in detail later with reference to Figs. 7A and 7B.

Additionally, a search range indicates the

minimum stage Z range (the range of the stage 4 in the Z direction), for which the sample capturing can be made when the AF control is performed, and is an AF parameter that contributes to an improvement in the focusing speed.

5 This is obtained based on the focusing position (sample information) obtained when the AF control is performed for the reference chip, and a range in the vicinity of the focusing position of the reference chip is defined as the search range for the chip to be inspected when
10 the AF control is performed.

For example, if the focusing position of the sample is completely unknown, the AF control must be performed by setting an extensive search range. With this system, however, the focusing position of the chip
15 to be inspected can be identified to some extent by detecting the focusing position with the AF control for the reference chip. Therefore, with the AF control for the chip to be inspected, the stage Z range when the AF control for the chip to be inspected is performed
20 can be set to a narrow range by using a vicinity of the focusing position of the reference chip as the search range, whereby the focusing speed can be improved by reducing the search time. In the explanation of Fig. 5, this search range is defined as the stage Z range
25 when the AF control is performed for the chip to be

inspected.

Additionally, a sample search AF method indicates any of the active AF method, the passive AF method, and the hybrid AF method as an AF method when a sample is
5 searched, and is an AF parameter that contributes to an improvement in the focusing speed.

For example, if the sum signal of the outputs of the sides A and B of the two-partitioning detector 42 is not determined to be equal to or larger the second
10 predetermined value as a result of performing the AF control for the reference chip in the flows shown in Figs. 4 and 5 ("No" in S506), the possibility that the sum signal of the outputs of the chip to be inspected is determined to be equal to or larger than the second
15 predetermined value is also considered to be low. Accordingly, the sample search AF method when the AF control for the chip to be inspected is performed is limited to the passive AF method based on the sample information obtained when such AF control for the
20 reference chip is performed, whereby the sample search using the active AF method can be made not to be performed when the AF control is performed for the chip to be inspected is performed, and a meaningless process can be prevented from being executed. As a result, the
25 focusing speed can be improved.

Additionally, a passive AF stage speed indicates the fastest stage speed at which the sample search can be made when the sample search using the passive AF method is made, namely, the fastest stage speed at which sample capturing can be made when the sample capturing control using the passive AF method is performed, and is an AF parameter that contributes to an improvement in the focusing speed. This is obtained based on the amount of light (sample information) reflected from the sample, which is obtained when the AF control for the reference chip is performed. In the explanation of Fig. 5, the passive AF stage speed is defined as the stage speed SP2 when the AF control for the chip to be inspected is performed. However, as described above, the stage speed SP2 is defined as a speed lower than the stage speed SP1 in order to increase the possibility of achieving focusing. The stage speed will be described in detail later with reference to Figs. 7A and 7B.

Additionally, an active AF offset amount indicates the offset amount at the focusing position when the AF control using the active AF method is performed, and is an AF parameter that contributes to an improvement in the focusing accuracy. The active AF offset amount is not obtained by the AF control for the reference chip, but set, for example, by a person who

makes a measurement.

For example, when focusing is achieved with the active AF method for the chip to be inspected if a film is coated on either the reference chip or the chip to be inspected, high focusing accuracy can be secured by offsetting the thickness of the film from the focusing position based on the active AF offset amount.

Additionally, a passive AF contrast threshold value indicates a threshold value optimum for detecting the presence/absence of a contrast, and contributes to an improvement in the focusing accuracy. This is obtained based on the amount of light (sample information) reflected from the sample, which is obtained when the AF control for the reference chip is performed. In the explanation of Fig. 5, the passive AF contrast threshold value is defined as the first predetermined value.

Here, the above described stage speed when the AF control is performed for the chip to be inspected is performed is further explained in detail in order to deepen understanding.

Figs. 7A and 7B exemplify the characteristic of the Z position of the stage 4 and the sum signal of the two-partitioning detector 42 for samples having different reflectances. Fig. 7A shows the

characteristic of a sample having high reflectance, whereas Fig. 7B shows the characteristic of a sample having low reflectance. In Figs. 7A and 7B, the horizontal axis indicates a Z coordinate (the Z position of the Z stage 4), and the vertical axis indicates the sum signal of the two-partitioning detector 42. Additionally, the position in which the Z coordinate is 0 indicates the focusing position, and indicates a position in which the light reflected from the sample is the highest.

As shown in Figs. 7A and 7B, a difference between the reflectances of the samples is a difference between ranges where the light reflected from the samples can be detected in the Z direction of the stage 4. Assuming that the level of the sum signal, at which a sample is determined to be close to the focusing position from the S/N, etc. of the signal, is P_{th} , the capturing range of the sample having the high reflectance, which is shown in Fig. 7A, is X_1 , and the capturing range of the sample having the low reflectance, which is shown in Fig. 7B, is X_2 , and the ranges have proportionalities with the reflectances. For the sample having the high reflectance, the sample capturing can be performed in a position more apart from the focusing position than the sample having the low reflectance.

In the sample capturing control, the stage speed when a sample is captured has a close relationship with this sample capturing range. The wider the sample capturing range, the higher the stage speed can be improved. As a result, a fast focusing speed can be obtained. Accordingly, the stage speed must be set to the lowest by assuming the case where the reflectance of an unknown sample is the lowest within the specifications by which the AF control can be performed for the sample, when the AF control is made for an unknown sample. If the reflectance of a sample is detected when the AF control for the reference chip is performed as in this system, and if it is known, a suitable stage speed can be set according to the detected reflectance of the sample when the AF control is performed for the chip to be inspected, so that the focusing speed can be improved.

As described above, according to this preferred embodiment, in the semiconductor wafer automatic defect inspection apparatus of a chip comparison inspection method, fast and highly accurate AF control can be performed for a chip to be inspected by feeding back the sample information obtained by the AF control for the reference chip when the AF control is performed for the chip to be inspected, whereby the inspection

accuracy and the throughput can be dramatically improved.

To this preferred embodiment, the hybrid AF method that respectively adopts the pupil partitioning type
5 and the mountain climbing type as the active AF method and the passive AF method is applied. However, it is not necessary that the AF method is the hybrid method in the control process for feeding back the sample information obtained when the AF control for the
10 reference chip is performed, when the AF control for the chip to be inspected is performed. A similar effect can be obtained also by replacing the AF method referred to in this preferred embodiment with a known AF method.

Additionally, this preferred embodiment is
15 configured so that the sample is guided to the focusing by moving the stage 4 on which the sample is placed in the Z direction (upward and downward directions). However, a similar effect can be obtained also with a configuration such that the sample is guided to the
20 focusing position by moving the objective lens 11 in the Z direction.

Furthermore, this preferred embodiment is configured so that the observation part of the sample is changed by moving the stage 4 on which the sample
25 is placed in the XY direction (right and left directions).

However, a similar effect can be obtained also with a configuration such that the observation part of the sample is changed by moving the objective lens 11 in the XY direction.

5 A second preferred embodiment according to the present invention is explained next.

 The configuration of a microscope system according to this preferred embodiment is similar to that shown in Figs. 1 and 2. However, a defect inspection
10 process of a semiconductor wafer chip, which is one of control processes, is different from that shown in Fig. 4. Here, the defect inspection process is explained.

 Fig. 8 is a flowchart exemplifying the defect inspection process of a semiconductor wafer chip,
15 according to the second preferred embodiment.

 In this figure, in S801 to S804, processes similar to those in the above described S401 to S404 are executed.

 In S805, a position in which focusing is achieved
20 in S803, namely, the focusing position Z_p of the reference chip is stored. Additionally, the image of the reference chip, for which focusing is achieved at this time, is obtained via the video board 25, and stored in the memory of the host system 3.

25 In S806, the stage 4 is moved to the position of

the chip to be inspected.

In S807, AF parameters (AF parameters for feedback), which are obtained in S804, are set as AF parameters for the AF control performed for the chip
5 to be inspected.

In S808, the AF control for the chip to be inspected is started according to the AF parameters set in the preceding step, and focusing is achieved. The AF control in this step is performed according to the
10 above described flow shown in Fig. 5 (the same control is performed in S812).

In S809, it is determined whether or not the focus is properly achieved in the preceding step, namely, whether or not the focus is successfully achieved for
15 the chip to be inspected. If the result of the determination is "Yes", the flow goes to S810. If the result of the determination is "No", the flow goes to S811.

In S810, the image of the chip to be inspected at
20 this time is obtained via the video board 25. A matching between the pattern of the image of the reference chip, which is stored in the above described S805, and that of the image of the chip to be inspected, which is obtained in this step, is made. If the patterns mismatch,
25 the chip to be inspected is determined to be an abnormal

chip. If the patterns match, the chip to be inspected is determined to be a normal chip. Namely, the presence/absence of a defect, and the contents of the defect are diagnosed.

5 In the meantime, if the AF control for the chip to be inspected is unsuccessfully performed, namely, if the result of the determination made in S809 is "No", the set AF parameters are initiated to default values in the succeeding S811. Namely, the AF parameters for
10 feedback set as the AF parameters are destroyed and reset to the default values, whereby the AF parameters are changed from the AF parameters for feedback to the default values.

 In S812, the AF control is restarted according to
15 the default settings made in the preceding step, and focus is achieved.

 In S813, it is determined whether or not the focus is properly achieved in the preceding step, namely, whether or not the focusing is successfully achieved
20 for the chip to be inspected. If the result of the determination is "Yes", the flow goes to the above described S810. If the result of the determination is "No", the flow goes to S814.

 In S814, the stage 4 is moved to the stage position
25 Z stored in the above described S805. This step is a

process executed to obtain the image of the chip to be inspected by regarding the focusing position of the reference chip as the focusing position of the chip to be inspected, because the focusing is unsuccessfully
5 achieved in both of the AF control according to the AF parameters for feedback and that according to the default values.

In S815, information about the unsuccessful focusing achievement (unsuccessful AF control) for the
10 chip to be inspected is added to the image of the chip to be inspected, which is to be obtained in S810, and the flow goes to S810. As a result, the information about the unsuccessful focusing achievement is added to the obtained image of the chip to be inspected in the
15 succeeding step S810. Thereafter, it can be notified that the defect detection accuracy of the image can be possibly low.

As described above, according to this preferred embodiment, in the semiconductor wafer automatic defect
20 inspection apparatus of the chip comparison inspection type, even when a chip abnormal condition, which makes the AF control difficult, such as the occurrence of a through hole, the existence of a large foreign substance, etc. in the chip to be inspected occurs, the defect
25 detection can be securely made. As a result, the

detection accuracy and the throughput can be dramatically improved.

A third preferred embodiment according to the present invention is explained next.

5 The configuration of a microscope system according to this preferred embodiment is similar to that shown in Figs. 1 and 2. However, a defect inspection process of a semiconductor wafer chip, which is one of control processes, is different from that shown in Fig.
10 4 or 8. Accordingly, that defect inspection process is explained here.

Fig. 9 is a flowchart exemplifying the defect inspection process of a semiconductor wafer chip, according to the third preferred embodiment.

15 In this figure, a semiconductor wafer, which becomes a sample, is placed on the stage 4. Once the defect inspection process is started, a reference chip verified to be normal is first selected in S901, and the stage 4 is moved to the position of the reference
20 chip.

In S902, default values are set as AF parameters used for the AF control performed for the reference chip, and the AF control is performed according to the default values. It is then determined whether or not focusing
25 is successfully achieved (whether or not a focusing

operation is properly completed). If the result of the determination is "Yes" ("OK" in this figure), the flow goes to S903. If the result of the determination is "No" ("NG" in this figure), the flow goes to S908. The default
5 values are as described above in the explanation of the first preferred embodiment. Additionally, the AF control in this step is performed according to the flow shown in Fig. 5.

In S903, the aperture diameter of an aperture stop
10 7, and a voltage set in the light source controlling unit 17, which are optical parameters for controlling the amount of illumination light irradiated on the semiconductor wafer, are obtained and stored. The amount of the illumination light emitted from the light source
15 6 is controlled according to the voltage set in the light source controlling unit 17.

Additionally, in this step, AF parameters (AF parameters for feedback) used for the AF control performed for the chip to be inspected are obtained based
20 on sample information obtained by the AF control performed in the preceding step. The AF parameters are as described above in the explanation of the first preferred embodiment.

In S904, for the TV camera 15, the ON setting of
25 automatic gain control is made, and at the same time,

the ON setting of automatic exposure control is made. Then, image capturing is performed for the reference chip, so that the image of the reference chip is obtained.

5 In S905, a gain adjustment value and exposure time when the image capturing is performed in the preceding step are obtained and stored.

 In S906, the stage 4 is moved to the position of the next chip, namely, the position of the chip to be
10 inspected.

 In S907, the AF control for the chip to be inspected is performed according to the AF parameters obtained in the above described S903, and it is determined whether or not the focusing is successfully
15 achieved (whether or not the focusing operation is properly completed). If the result of the determination is "Yes" ("OK" in this figure), the process goes to S909. If the result of the determination is "No" ("NG" in this figure), the flow goes to S908. The AF control in this
20 step is performed according to the flow shown in Fig. 5.

 In S908, a warning display is made since the focusing is unsuccessfully achieved. As a result, the process is aborted, and the flow is terminated.

25 In S909, the aperture diameter and the voltage,

which are the optical parameters stored in the above described S903, are set in the aperture stop 7 and the light source controlling unit 17.

In S910, the gain adjustment value and the
5 exposure time, which are stored in the above described S905, are set in the TV camera 15.

In S911, image capturing is performed for the chip to be inspected, and the image of the chip to be inspected is obtained.

10 In S912, a matching between the pattern of the image of the reference chip, which is obtained in S904, and that of the image of the chip to be inspected, which is obtained in the preceding step, is made, and the presence/absence of a defect and the contents of the
15 defect are diagnosed.

In S913, it is determined whether or not a chip to be inspected, which is yet to be inspected, is left. If the result of the determination is "Yes", the flow goes back to S906, in which the process for the next
20 chip to be inspected is started. If the result of the determination is "No", this flow is terminated.

As described above, the flow shown in Fig. 9 is executed, so that the image capturing conditions of the reference chip and the chip to be inspected can be made
25 to match. As a result, an ideal pattern matching can

be made, and the defect detection can be made with higher accuracy.

As described above, according to this preferred embodiment, in the semiconductor wafer automatic defect inspection apparatus of a chip comparison inspection method, the image capturing conditions of a reference chip and a chip to be inspected can be further made to match, whereby the inspection accuracy and the throughput can be dramatically improved.

10 In the pattern matching process in this preferred embodiment, only a defective chip may be detected and output by giving precedence to the shortening of the inspection time. Additionally, the image of the defective chip may be stored with high resolution at
15 that time. Furthermore, detailed image information can be securely saved, for example, in a memory, a RAM, etc. of a hard disk device, which is a large-capacity storage medium, or a portable storage medium such as a DVD-RAM, an MO, a CD-R, etc. is used as a storage medium in which
20 the image is to be stored. Still further, if not a custom format but a normal image format such as JPEG, BMP, GIF, TIFF, etc. is applied as the format of an image stored onto these storage media, a defect position, a defect state, etc. can be analyzed with general image
25 processing software. As a result, such an image

processing function is omitted from this system, which can be configured cheaply.

A modification example of the microscope system according to this preferred embodiment is explained
5 next.

Configuration of the microscope system according to this modification example is almost similar to that shown in Figs. 1 and 2. However, a difference exists in a point that the light source controlling unit 20
10 newly comprises a photodetector for monitoring the output (illumination intensity) of the light source 6. Additionally, a defect inspection process of a semiconductor wafer chip, which is one of control processes of this system, is almost similar to that shown
15 in Fig. 9. However, a difference exists in a point that the voltage obtained/stored in the above described S903 is not the voltage set in the light source controlling unit 17, but an opto-electrically converted value according to the output of the light source 6, which
20 is obtained by the above described photodetector.

As described above, according to this modification example, the change amount of the output of the light source 6, which varies with time, can be corrected, whereby a more accurate amount of light can
25 be given to the semiconductor wafer. Accordingly, the

uniformity of more accurate image capturing conditions can be secured, and the defect detection with higher accuracy can be made.

As described above, the defect inspection
5 apparatus and the defect inspection method according to the present invention are explained in detail. However, the present invention is not limited to the above described preferred embodiments. Various types of improvements and modifications can be made in a scope
10 which does not deviate from the gist of the present invention, as a matter of course.

As described above in detail, according to the present invention, in the semiconductor wafer automatic defect inspection apparatus of a chip comparison
15 inspection method, the defect inspection accuracy and the throughput can be dramatically improved.